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3-D TCAD assessment of fin based hybrid devices
under heavy ion irradiation in 20-nm technology
K P Pradhan, Member, IEEE, Samar K. Saha, Senior Member, IEEE, L Artola, Senior Member, IEEE, P K
Sahu, Senior Member, IEEE
Abstract—In this paper, the single event transient response
in nanometer hybrid FinFETs like Wavy and Symmetric Dual-k
Spacer (SDS) Wavy FinFETs are systematically investigated. The
novel SDS Wavy FinFETs consist of an ultra-thin body (UTB),
FinFET, and spacer engineering on a single silicon-on-insulator
(SOI) platform. Three-dimensional quantum simulations are used
to study the heavy ion irradiation on 20 nm n-type hybrid devices.
The physical insight on the post ion irradiation of the devices are
carefully observed and compared with the conventional FinFETs.
The effects of heavy ion irradiation on various parameters
including current density, ion generation, transient current, and
bipolar amplification are estimated. Furthermore, the post-ion
irradiation is also examined as a function of ion characteristic
time and ion-track radius.
Index Terms—Wavy FinFET, Dual-k spacer, heavy ion, tran-
sient current, bipolar amplification.
I. INTRODUCTION
As the scaling of CMOS technology continues, the three-
dimensional (3-D) FinFET became a feasible alternative to
the traditional single gate devices. The invention of FinFET
has enabled the continued advancement of electronics industry
and is of immense interest for sub-20 nm applications [1],
[2]. The fin based devices are excellent in suppressing the
short channel effects (SCEs) and have superior control over the
carriers in the channel [3]–[7]. Henceforth further modification
and continuous research on Fin based devices have been going
on for over a decade. Out of these research efforts, the hybrid
FinFETs are of great interest that was initially proposed by
Mathew et al. [8] and Zhang et al. [9] as an inverted-T
FET. Hybrid FinFETs merge several technologies in a single
SOI platform namely three dimensional (3-D) FinFET and
two dimensional (2-D) ultra-thin body (UTB) MOSFET as
reported by Fahad et al. [10], [11]. In order to analyze the
impact of high-k spacer technology in the hybrid FinFETs,
Pradhan et al. [12]–[14] have quantitatively explored the
effect of high-k spacer length on various performance matrix
of the hybrid devices. This work presents a systematic analysis
on the reliability aspects of the hybrid FinFETs and carefully
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observed the single event transients (SET) for the considered
devices.
It is well-known that the reliability of electronic devices
designed for space and atmospheric applications are severely
affected by radiations and this effect is continuously increasing
due to the continuous shrinkage of devices [15]. In nanoelec-
tronics, the natural radiation is one of the major causes of
failure in device reliability [16], [17]. In order to improve
reliability, Silicon-on-insulator (SOI) circuits and devices are
widely used in aerospace/military applications due to their
high exposure resistance against transient radiation effects
such as Single Event Effects (SEE) (or) Single Event Upset
(SEU) [18]. Typically, the radiation effects are induced due to
the interaction of ionizing particle like heavy ion, neutrons
and protons with the electronic devices [19]–[21]. If such
an ionizing particle penetrates the reverse biased junction,
depletion region and the bulk silicon of the device, then a
plasma track is produced along its path resulting in a genera-
tion of electron-hole pairs. During this ion track, depletion
layer of the device is distorted in its vicinity and creates
a transient current. The distortion of the depletion layer is
known as funnel which extends the layer along the ion track
in such a way that the electrons move towards the junction and
holes move to the grounded substrate resulting in a generation
of substrate current. The electrons are collected at the drain
contact leading to transient current that changes the logic state
of the node. If a heavy ion penetrates into an integrated circuit,
then it can cause multiple bit upset (MBU) [18]. However, SOI
devices are less susceptible to radiation due to the presence of
buried oxide (BOX) layer between the silicon film layer and
substrate [22]. Hence, the charges generated in the substrate
cannot be collected at the junction of the device resulting in
less transient current compared to bulk devices. Since hybrid-
FinFETs include SOI structure, it is of great interest to study
the effect of terrestrial radiation on these devices for potential
space application.
Hence, in continuation to the previous work [12]–[14], [23],
this work systematically analyzes the reliability aspects of
the n-type hybrid Wavy FinFETs. Moreover, the transient
performances are evaluated when the devices are subjected
to heavy ion irradiation. The current density before and after
ion strike is explicitly discussed for the conventional FinFET
(D1), Wavy FinFET (D2), and symmetric dual-k spacer (SDS)
Wavy FinFET (D3). Further, the parameters like transient cur-
rent, heavy ion generation, bipolar amplification for all three
devices are primary focus of this study. Finally, the transient
current is also investigated by varying the ion track radius, and
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ion characteristic time (tcharacteristic). Moreover, the primary
objective of this work is to analyze the reliability aspects of all
the devices when they are subjected to heavy ion irradiation. A
comparison is made for the transient characteristics of all the
devices under study before and after the ion strike to observe
the device sensitivity towards heavy ion irradiation.
The organization of the paper is as follows: Section II
describes the architectural differences of all three n-type
devices i.e., conventional, Wavy, and SDS Wavy FinFETs.
Section III explains the details of the transient simulations
with feasible structures and models available in the device
simulator SentaurusTM [24]. The static characteristics for all
three considered devices are investigated in section IV. Section
IV also compares the impact of ion strike on internal device
parameters, and the sensitivity towards heavy ion irradiation of
the hybrid FinFETs with that of the conventional FinFETs in
terms of transient current, and bipolar amplification. Finally,
the concluding observations are well stated in section V.
II. DEVICE ARCHITECTURE
Fig. 1. (a) Schematic description of simulated conventional FinFET (D1), (b)
Wavy FinFET (D2), and (c) SDS Wavy FinFET (D3). It should be noted that
D1 does not include UTB layer and high-k spacer material, while D2 does
not include high-k spacer only.
The 3-D geometries of the devices considered in this work
are shown in Fig. 1. The structural uniqueness for all three
devices is clearly shown in Fig. 1(a), (b), and (c). Also, the
proper design guidelines as per the ITRS road-map [16] are
shown in Table I. The silicon dioxide (SiO2) equivalent oxide
thickness (EOT) of 0.9 nm is considered as the gate oxide
thickness and used for all numerical device simulation. The
gate length (Lg), and fin width (WFin) are 20 nm and 7
nm, respectively for all the devices. The hybrid FinFETs i.e.,
D2 and D3 consist of an extra UTB layer of 5 nm with
equivalent fin height (HFin) of 30 nm to maintain the constant
area as of D1. An underlap length of 5 nm is considered
from each side of the channel end towards source/drain,
TABLE I
THE DEFINITION OF GEOMETRICAL PARAMETERS CONSIDERED FOR
DESIGNING AND ANALYZING THE 3-D DEVICES
Symbols Technology Parameters
Conventional
FinFET (D1)
Wavy
FinFET (D2)
SDS Wavy
FinFET (D3)
WFin Fin Width 7 nm 7 nm 7 nm
HFin Fin Height 30 nm HFin-UTB= 25 nm HFin-UTB= 25 nm
Lg Gate length 20 nm 20 nm 20 nm
UTB Ultra thin body thickness ——- 5 nm 5 nm
Spacer ratio
(Lhk : Llk)
Length of high-k (HfO2):
Length of low-k (Si3N4)
0:5 (nm) 0:5 (nm) 4:1 (nm)
EOT Equivalent oxide thickness 0.9 nm 0.9 nm 0.9 nm
LT Total device length 110 nm 110 nm 110 nm
WT Total device width 32.2 nm 32.2 nm 32.2 nm
BOX Buried oxide thickness 40 nm 40 nm 40 nm
which is patterned with low-k/high-k spacer materials. Table
I presents the technology and device parameters for all the
devices. The SOI FinFETs [6] offer significant control over
SCEs and electrostatic parameters with a vertical thin channel
and also have lesser fabrication complexity compared to the
bulk FinFETs [25]. FinFET and 2-D UTB technology are
combined together to design the advanced hybrid topology
i.e., Wavy FinFETs. It offers many advantages like maximum
area efficiency, high packing density, and high drive current
as reported in [9], [11]. The channel is lightly doped to avoid
random dopant fluctuation (RDF) effect [1]. The metal gate
technology is used to eliminate the poly-Si gate depletion
effects [26]. For better comparison among the devices with
different architectural configurations, the threshold voltage
(Vth) is maintained the same at an approximate value for
all devices by carefully tuning the gate metal work function.
According to the previously reported data [13], [27], the device
performance improves significantly with the increase in the
high-k spacer length (Lhk). Hence, in this work the Lhk : Llk
ratio is considered to be fixed at 4:1 for the SDS Wavy FinFET
case.
III. SIMULATION PROCEDURE
The 3-D numerical simulation using Sentaurus TCAD [24]
from Synopsys Inc. have been systematically carried out for
designing the devices. In order to generate accurate sim-
ulation results, the device model parameters are calibrated
with the published data [10]. The default carrier transport
model, i.e., drift-diffusion model along with the mobility
model accounts for the doping, transverse field, and velocity
saturation dependencies [28], are activated in the simulation.
The density gradient based quantization model that determines
the quantum confinement effect in UTBs and narrow fins
are also considered in the simulation, and the high-k related
mobility degradation effects are dealt with the Lombardi
high-k model. The inversion layer mobility model Lombardi
(constant voltage and temperature, CVT) [29], along with the
ShockleyReadHall (SRH) [30], [31] and Auger recombination
models are included. The silicon bandgap narrowing model
that determines the intrinsic carrier concentration is used
for device simulation. A set of partial differential equations
for the modeled device are solved self-consistently on the
discrete mesh in an iterative fashion. All device simulation is
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performed at room temperature under the appropriate biasing
conditions and the reported robust mesh generation procedure
is used to generate all the simulation structures and the
robustness of the structures against the sensitivity of grid
spacings has been verified for accurate device simulation [6],
[32].
The transient and ion strike simulations are performed
using the Sentaurus HeavyIon module [24] for all cases by
considering the ion track as a Gaussian shape. The heavy ion
track parameters and models are used for inducing transient
drain current by striking the ion in the sensitive areas of the
device. The proposed devices are simulated in the off-state
(more sensitive area) i.e., at VGS=0.0 V and VDS=0.7 V. The
impact of variation in ion track radius and characteristic time
on the radiation sensitivity of the devices are also analyzed.
Whenever the ion strikes vertically i.e., from the top of the
gate of the devices, the charge is deposited in the vicinity
of its track, the deposited charge is then rapidly transported
by drift and diffusion mechanisms [33] and collected at the
drain contact. The transient drain current due to the collected
charge is calculated accurately by integrating the current for
the duration of the transient time. The Bipolar amplification,
defined as the ratio between the collected and deposited
charges, characterizes the sensitivity of the devices [34].
IV. PERFORMANCE EVALUATION
A. Static Operation
(a) (b)
Fig. 2. (a) Simulated ID − VGS characteristic of Wavy FinFET device at
VDS=1.0 V matched with the data from Fig. 2 of experimental data [10];
the simulation data are obtained by calibrated simulation tools used in this
study (b) ID−VGS among the proposed devices, conventional FinFET (D1),
Wavy FinFET (D2), and SDS Wavy FinFET (D3). An approximate threshold
voltage (Vth) is maintained for all the devices by tuning the gate metal work
function. The characteristics obtained at VDS=VDD /2=0.35 V.
The numerical process and device simulations allow crucial
insights on the nature of semiconductor devices that can lead
to new perceptions [24]. However, the simulation needs to
be properly calibrated before designing any device. Hence,
the validity of the simulator has been inspected by comparing
the results with previous literature data [9]. From Fig. 2(a), it
is notable that our simulation results are in good agreement
with that of Zhang et al. [9]. The simulated steady-state
drain current (ID) in the conventional FinFET (D1), Wavy
FinFET (D2), and SDS Wavy FinFET (D3) is compared in
Fig. 2(b). The values of ID in log scale are compared among
all three devices at VDS=VDD/2 to observe the static current.
The drive current of any device plays an important role in high
performance (HP) consumer applications. Hence, it is crucial
to evaluate and analyze the values of ID for all the devices
under study. Fig. 2(b) shows a clear benefit in the device
performance by incorporating the advanced technologies in
the conventional one. Fig. 2(b), clearly, shows that there is
steady and systematic rise in ID with technology advancement
i.e., ID is higher for D2 (UTB+Conventional FinFET) than
D1 (Conventional FinFET) and it is highest for D3 (high-
k spacer+UTB+conventional FinFET). This increase in ID is
mainly due to the UTB layer (it turns on prior to the fin) and
because of the use of larger Lhk, which further modulates the
carrier concentration in the underlap region.
The transient response in the presence of heavy ion irra-
diation is presented in the following sub-sections under the
biasing conditions at off state, VGS=0 V and VDS=0.7 V.
B. Transient Operation
Fig. 3. Comparative analysis of the transient drain current with time among
conventional FinFET (D1), Wavy FinFET (D2), and SDS Wavy FinFET (D3).
The VGS=0.0 V and VDS=0.7 V. The LET of the heavy ion is defined as 10
MeV/(mg/cm2).
This section describes the transient response of the devices
by heavy ion irradiation and characterization of device sen-
sitivity due to ionizing radiations. The analysis is performed
by using a medium Linear Energy Transfer (LET) value of
10 MeV/(mg/cm2) with an ion track radius of 20 nm. A
wide range of simulation time is used to investigate both the
displacement current and diffusion current [35] for all devices
under study at a certain LET value.
In addition, the impact of ion track radius and tcharacteristic
on transient behavior has also, been investigated.
In this study, the transient drain current is induced due to the
disturbance of electron density after ion strike at the middle
of the channel [36], [37] by an LET of 10 MeV/(mg/cm2)
[38] as shown in Fig. 3. The distortion of depletion region
of the P-N junction along the ion track is known as funnel
[18]. The collected electrons at the drain contact leads to
current transient which toggles the logic state of the device.
This induced current is due to drift and diffusion of carriers
created after the formation of funnel. The drift current is
due to the electron-hole pair generation inside the funnel,
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Fig. 4. The 3-D profile of electron density (e-Density) before ion strike, after ion strike at t=10 ps, and t=100 ps for conventional FinFET (D1), Wavy FinFET
(D2), and SDS Wavy FinFET (D3). Only Fin and UTB (for hybrid devices) regions are shown for better visualization. The simulation is carried out at the
off-state i.e., at VGS=0.0 V and VDS=0.7 V and the ion strike LET=10 MeV/(mg/cm2).
which also termed as prompt current component. And, the
diffusion current i.e., delayed current component, is because
of the free electrons beneath the funnel. The component of
delayed current is much smaller than that of prompt current
as observed from Fig. 3. While comparing among all devices,
the hybrid devices predict significantly low transient current
tails compared to the conventional FinFETs due to stronger
control over the channel. And, the improvement in the transient
behavior with regards to time, the D3 is the optimum one.
Fig. 4 shows the 3-D profiles of electron density before and
after the ion strike. The location of ion strike is exactly at
the middle of the channel i.e., equidistant from the drain and
source regions (drain-channel-source is the order of sequence
represented in Fig. 4). For better visualization, the spacers,
contacts, gate oxide, and BOX layer are not shown in Fig.
4. The ion strikes at an LET of 10 MeV/(mg/cm2) on
the devices at off-state with VGS=0 V and VDS=0.7 V. It is
observed from Fig. 4 that the charge density decreases with
time for all the devices after ion strike due to the charge
transport and carrier recombination mechanisms. It is to be
noted that the charge is collected at the drain contact after the
ion strike. And, due to the introduction of the UTB layer in D2
and D3 devices, the value of the current density is higher than
that for the D1 devices thus improving the carrier transport
efficiency for D2 and D3 devices.
Fig. 5 shows the 3-D ion track profile in the entire fin and
UTB region (hybrid case) for all devices with an ion strike at
the middle of channel by LET of 10 MeV/(mg/cm2). An ion
strikes the device in a vertical incidence to the gate and its
track is not entirely contained in the active area of the device
as shown in Fig. 5. The deposited charge due to ion track
is obtained by considering a Gaussian distribution of the ion
track at the exact location of the track within the silicon film
thickness. A strong ion generation is observed in the UTB
layer for hybrid devices that influences the deposited charge
and consequently the bipolar amplification for the D2 and D3
devices.
In order to study the effect of heavy ion irradiation on semi-
conductor devices, the analysis of the tcharacteristic and ion
track radius with the impact of variation of these parameters on
the transient behavior of the devices are crucial. Fig. 6, 7, and
8 show the variation of ID for different tcharacteristic and ion
track radius for the devices D1, D2, and D3, respectively. Since
the ion strikes at the middle of the channel, all other heavy
ion parameters are unchanged. From Fig. 6(a), 7(a), and 8(a),
it is observed that for all devices, the “prompt” current of the
transient ID is narrow for tcharacteristic of 0.5 ps compared
to that for 2 ps. However, the transient current tails are almost
the same for both (2 ps and 0.5 ps) tcharacteristic cases. In
a similar way, the impact of ion track radius on the transient
response for all three device cases is also studied as shown in
Fig. 6(b), 7(b), and 8(b). For the previous analysis, a narrow
ion track radius of 20 nm is considered. Hence, the simulations
are performed for the extraction of transient drain current with
radius of 70 nm and the results are compared with 20 nm ion
track radius. From Fig. 6(b), 7(b), and 8(b), the transient tails
are much higher for low ion track radius values (20 nm). At
high ion track radius of 70 nm, the drain current peaks are
very low indicating a less charge deposition in the channel
region compared to source/drain regions. Hence, the collected
charge decreases with the increase of ion track radius, which
is further favorable for a lower bipolar amplification. After
closely observing the transients for all devices, the D3 device
is showing the least transient values compared to D1 and D2.
JOURNAL OF LATEX CLASS FILES, VOL. 13, NO. 9, JUNE 2018 5
Fig. 5. The 3-D profile of heavy ion generation after ion strike for (a) Conventional FinFET (D1), (b) Wavy FinFET (D2), and (c) SDS Wavy FinFET (D3).
Only Fin and UTB (for hybrid devices) regions are shown for better visualization. The VGS=0.0 V and VDS=0.7 V. The LET of the heavy ion is defined as
10 MeV/(mg/cm2).
(a) (b)
Fig. 6. The transient drain current with time for conventional FinFET (D1)
with different (a) characteristic time (tcharacteristic) (b) ion track radius.
The VGS=0.0 V and VDS=0.7 V. The LET of the heavy ion is defined as 10
MeV/(mg/cm2).
TABLE II
COMPARATIVE ANALYSIS OF COLLECTED CHARGE (AREA UNDER THE
TRANSIENT CURRENT CURVE) FOR ALL THREE PROPOSED DEVICES AT
tcharacteristic=0.5PS AND ION TRACK RADIUS=20 NM
Devices ConventionalFinFET (D1)
Wavy
FinFET (D2)
SDS Wavy
FinFET (D3)
Collected Charge (C) 8.768×10−15 5.222×10−15 4.165×10−15
For a better comparative analysis, the collected charge is
evaluated by calculating the area under the transient current
curves for all devices at tcharacteristic=0.5ps and ion track
radius=20 nm, which is tabulated in Table II. By using the SDS
Wavy FinFET, we can able to reduce the charge collection by
an amount of 52.49 % as compared to Conventional FinFET.
Finally, to observe the benefits of our proposed hybrid
device over the conventional one, the bipolar amplification
is examined for all devices. Initially, the collected charge is
(a) (b)
Fig. 7. The transient drain current with time for Wavy FinFET (D2) with
different (a) characteristic time (tcharacteristic) (b) ion track radius. The
VGS=0.0 V and VDS=0.7 V. The LET of the heavy ion is defined as 10
MeV/(mg/cm2).
evaluated by integrating the transient drain current over a time
period of 10−15 to 10−7 second for a particular ion tarck radius
(r=20nm) and characteristic time (tcharacteristic=2ps) with
certain LET value. Further, the collected charge is calculated at
every instance of LET values (0.1-to-100 MeV/(mg/cm2)).
And, the bipolar amplification is computed by taking the ratio
between the collected charge and deposited charge for the
duration of transient at each LET instance for bias condition
VGS=0.0 V, and VDS=0.7 V. Fig. 9 shows the maximum
of bipolar amplification for corresponding LET values for
all three device architectures. The bipolar amplification is
significantly lower for D3 device than D1 and D2. This is
because of the lower charge collection for D3. For validation
purpose, the simulation results are also matched with the
inversion mode (IM)-double gate (DG) FET [39] for the LET
values ranging from 10 to 100 MeV/(mg/cm2) and found our
results are in agreement with [39]. Though the observation is
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(a) (b)
Fig. 8. The transient drain current with time for SDS Wavy FinFET (D3)
with different (a) characteristic time (tcharacteristic) (b) ion track radius.
The VGS=0.0 V and VDS=0.7 V. The LET of the heavy ion is defined as 10
MeV/(mg/cm2).
not so simple due to the difference in structural configurations.
The results are compared for validation only.
Fig. 9. The bipolar amplification as a function of LET for conventional
FinFET (D1), Wavy FinFET (D2), and SDS Wavy FinFET (D3) in a
comparative way. The VGS=0.0 V, VDS=0.7 V, ion track radius=20 nm, and
tcharacteristic=2 ps.
V. CONCLUSION
This article presents the transient behavior of n-type hybrid
devices i.e., Wavy FinFET (D2) and SDS Wavy FinFET (D3)
for the first time. A detailed investigation has been performed
to demonstrate the radiation sensitivity of various Fin-based
devices by 3-D device simulation with Heavy Ion Irradiation
model. Initially, the analysis is performed by striking the
ion at the middle of channel with ion track radius and time
20 nm and 2 ps, respectively. The change in 3-D electron
density profiles of the devices before and after the ion strike
have been systematically investigated and compared with the
conventional FinFETs (D1). Also, the transient current, heavy
ion generation, and bipolar amplification are systematically
examined for all three device architectures. In addition, the
transient response of the devices in the off-state (VGS=0 V
and VDS=0.7 V) has also been characterized by varying ion
track time (tcharacteristic) and radius.
The simulated data show that the larger tcharacteristic and
higher ion track radius decrease the transient ID that reduces
the bipolar amplification. A strong ion generation and high
current density is observed in the case of D2 and D3 devices
compared to D1 due to the extra UTB layer. The D3 devices
predict a very low transient ID resulting in an optimum bipolar
amplification compared to D1 and D2. Considering the lower
bipolar amplification of Wavy and SDS Wavy FinFET, these
structures seem to be very promising devices for embedded
system dedicated for harsh environments such as the space
environment and civil nuclear environment.
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